Handbook of Digital Techniques for High-Speed Design
Design Examples, Signaling and Memory Technologies, Fiber Optics, Modeling, and Simulation to Ensure Signal Integrity
Résumé
The start-to-finish guide for engineers designing high-speed digital circuit boards and systems using today's common EDA tools.
- Provides detailed technical information on high-speed device families, applications and over 30 EDA tools that other books omit.
- Engineers will benefit by developing a robust skillset and having a desk-side design companion 24/7.
- End of chapter exercises allow readers to implement the knowledge and techniques learned in each section.
This practical handbook fills in gaps that other textbooks on high-speed design don't discuss, covering every aspect of high-speed board-level digital design. Several design examples at high Gigabit per second data rates are presented. Discusses highest-speed logic and interface families of devices, relevant applications, and device speeds versus how far signals transmit with good signal integrity. A quick-reference overview of each device family is also provided. High-speed design rules are presented for both engineering design and printed circuit board layout. Emphasizes designing high-speed backplanes, driving cabling, bus architecture and topology. Discusses IBIS and SPICE modeling, simulations, design processes, and over 30 design automation tools. Quantifies signal integrity using jitter and bit error rate measurements, eye diagrams, time-domain reflectometry and transmission. Details high-speed transmission line and parasitic effects, cabling, connectors, single-ended/differential terminations, lab test equipment, and intellectual property. Dedicated chapter on fiber optics and when to use.
L'auteur - Tom Granberg
Tom Granberg has earned several technical degrees—B.S. in Physics from Washington State University and an M.S. and Ph.D. in Electrical Engineering from the University of Missouri-Columbia. He also holds an M.B.A. from the University of Colorado at Denver. Tom has worked for dominant networking companies Cisco Systems and SkyStream Networks and in ASIC design emulation at Quickturn Design Systems (a Cadence Company). He has also worked in digital signal processing, digital imaging systems, and flat panel sensors, and at companies including Condor Systems, Martin Marietta (now Lockheed Martin), Storage Technology, and Honeywell Test Instruments. He lives in Santa Clara, California—the heart of the Silicon Valley—and enjoys access to many of the world's newest technologies.
Sommaire
- Trends in High-Speed Design
- ASICs, Backplane Configurations, and SerDes Technology
- A Few Basics on Signal Integrity
- Signaling Technologies and Devices
- Gunning Transceiver Logic (GTL, GTLP, GTL+, AGTL+)
- Low Voltage Differential Signaling (LVDS)
- Bus LVDS (BLVDS), LVDS Multipoint (LVDM), and Multipoint LVDS (M-LVDS)
- High-Speed Transceiver Logic (HSTL) and Stub-Series Terminated Logic (SSTL)
- Emitter Coupled Logic (ECL, PECL, LVPECL, ECLinPS Lite and Plus, SiGe, ECL Pro, GigaPro and GigaComm)
- Current-Mode Logic (CML)
- FPGAs - 3.125 Gbps RocketIOs and HardCopy Devices
- Fiber-Optic Components
- High-Speed Interconnects and Cabling
- High-Speed Memory and Memory Interfaces
- Memory Device Overview and Memory Signaling Technologies
- Double Data Rate SDRAM (DDR, DDR2) and SPICE Simulation
- GDDR3, ZBT, FCRAM, SigmaRAM, RLDRAM, DDR SRAM, Flash, FeRAM, and MRAM
- Quad Data Rate (QDR, QDRII) SRAM
- Direct Rambus DRAM (DRDRAM)
- Xtreme Data Rate (XDR) DRAM, FlexPhase and ODR
- Modeling, Simulation, and Eda Tools
- Differential and Mixed-Mode S?Parameters
- Time Domain Reflectometry (TDR), Time Domain Transmission (TDT), and VNAs
- Modeling with IBIS
- Mentor Graphics - EDA Tools for High-Speed Design, Simulation, Verification, and Layout
- Design Concepts and Examples
- Advances in Design, Modeling, Simulation, and Measurement Validation of High-Performance Board-to-Board 5-to-10 Gbps Interconnects
- Appendix 23A. Generalized N-Port, Mixed-Mode S-Parameters
- IBIS Modeling and Simulation of High-Speed Fiber-Optic Transceivers
- Designing with LVDS
- Designing to 10 Gbps Using SerDes Transceivers, Serializers, and Deserializers
- WarpLink SerDes System Design Example
- Emerging Protocols and Technologies
- Electrical Optical Circuit Board (EOCB)
- RapidIO
- PCI Express and ExpressCard
- Lab and Test Instrumentation
- Electrical and Optical Test Equipment
Caractéristiques techniques
| PAPIER | |
| Éditeur(s) | Prentice Hall |
| Auteur(s) | Tom Granberg |
| Parution | 14/06/2004 |
| Nb. de pages | 930 |
| Format | 18 x 24 |
| Couverture | Relié |
| Poids | 1545g |
| Intérieur | Noir et Blanc |
| EAN13 | 9780131422919 |
| ISBN13 | 978-0-131-42291-9 |
Avantages Eyrolles.com
Consultez aussi
- Les meilleures ventes en Graphisme & Photo
- Les meilleures ventes en Informatique
- Les meilleures ventes en Construction
- Les meilleures ventes en Entreprise & Droit
- Les meilleures ventes en Sciences
- Les meilleures ventes en Littérature
- Les meilleures ventes en Arts & Loisirs
- Les meilleures ventes en Vie pratique
- Les meilleures ventes en Voyage et Tourisme
- Les meilleures ventes en BD et Jeunesse
- Informatique Réseaux et télecommunications Ouvrages généraux
- Informatique Réseaux et télecommunications Fibres et réseaux optiques
- Informatique Réseaux et télecommunications Traitement du signal
- Sciences Physique Physique fondamentale Optique
- Sciences Physique Physique fondamentale Physique des ondes
- Sciences Physique Physique appliquée Fibre optique
- Sciences Techniques Electronique Optoélectronique
- Sciences Techniques Télécommunications Télécommunications et réseaux
- Sciences Techniques Télécommunications Traitement du signal
