Tous nos rayons

Déjà client ? Identifiez-vous

Mot de passe oublié ?

Nouveau client ?

CRÉER VOTRE COMPTE
Deep In-memory Architectures for Machine Learning
Ajouter à une liste

Librairie Eyrolles - Paris 5e
Indisponible

Deep In-memory Architectures for Machine Learning

Deep In-memory Architectures for Machine Learning

Mingu / Gonugondla Kang

252 pages, parution le 30/01/2020

Résumé

This book describes the recent innovation of deep in-memory architectures for realizing AI systems that operate at the edge of energy-latency-accuracy trade-offs.

This book describes the recent innovation of deep in-memory architectures for realizing AI systems that operate at the edge of energy-latency-accuracy trade-offs. From first principles to lab prototypes, this book provides a comprehensive view of this emerging topic for both the practicing engineer in industry and the researcher in academia. The book is a journey into the exciting world of AI systems in hardware.

1 Introduction1.1 The Energy Problem in Machine Learning1.2 Digital ML Architectures1.3 In-memory ML Architectures1.4 Book Organization2 The Deep In-memory Architecture (DIMA)2.1 Data-flow of Machine Learning Algorithms2.2 DIMA Overview2.3 Inference Architectures: A Shannon-inspired Perspective2.4 DIMA Design Guidelines and Techniques2.5 DIMA Models of Energy, Delay, and Accuracy2.6 ConclusionAppendices3 DIMA Prototype Integrated Circuits3.1 The Multi-Functional DIMA IC3.2 Measured Results3.3 Random Forest (RF) DIMA IC3.4 Random Forest IC Prototype3.5 Measured Results3.6 Conclusion4 A Variation-Tolerant DIMA via On-Chip Training4.1 Background and Rationale4.2 Architecture and Circuit Implementation4.3 Experimental Results4.4 Conclusion5 Mapping Inference Algorithms to DIMA5.1 Convolutional Neural Network (CNN)5.2 Mapping CNN on DIMA (DIMA-CNN)5.3 Energy, Delay, and Functional Models of DIMA-CNN5.4 Simulation and Results5.5 Sparse Distributed Memory (SDM)5.6 DIMA-based SDM Architecture (DIMA-SDM)5.7 Energy, Delay, and Functional Models of DIMA-SDM5.8 Simulation Results5.9 Conclusions6 PROMISE: A DIMA-based Accelerator6.1 Background6.2 DIMA Instruction Set Architecture6.3 Compiler6.4 Validation Methodology6.5 Evaluation6.6 Conclusion7 Future ProspectsIndex

Mingu Kang received the B.S. and M.S. degrees in Electrical and Electronic Engineering from Yonsei University, Seoul, South Korea, in 2007 and 2009, respectively, and the Ph.D. degree in Electrical and Computer Engineering from the University of Illinois at Urbana-Champaign, Champaign, IL, USA, in 2017. From 2009 to 2012, he was with the Memory Division, Samsung Electronics, Hwaseong, South Korea, where he was involved in the circuit and architecture design of phase change memory (PRAM). Since 2017, he has been with the IBM Thomas J. Watson Research Center, Yorktown Heights, NY, USA, where he designs machine learning accelerator architectures. His current research interests include low-power integrated circuits, architectures, and systems for machine learning, signal processing, and neuromorphic computing.

Sujan Gonugondla received the B.Tech and M.Tech. degrees in Electrical Engineering from the Indian Institute of Technology Madras, Chennai, India, in 2014. He is currently pursuing the Ph.D. degree in the Department of Electrical and Computer Engineering at the University of Illinois at Urbana-Champaign, Champaign, IL, USA. His current research interests include low-power integrated circuits specifically algorithm hardware co-design for machine learning systems on resource constrained environments. Sujan

Gonugondla is a recipient of the Dr. Ok Kyun Kim Fellowship 2018-19 from the ECE department at the University of Illinois at Urbana-Champaign and the ADI Outstanding Student Designer Award 2018.

Naresh R. Shanbhag is the Jack Kilby Professor of Electrical and Computer Engineering at the University of Illinois at Urbana-Champaign. He received his Ph.D. degree from the University of Minnesota (1993) in Electrical Engineering. From 1993 to 1995, he worked at AT&T Bell Laboratories at Murray Hill where he led the design of high-speed transceiver chip-sets for very high-speed digital subscriber line (VDSL), before joining the University of Illinois at Urbana- Champaign in August 1995. He has held visiting faculty appointments at the National Taiwan University (Aug.-Dec. 2007) and Stanford University (Aug.-Dec. 2014). His research interests are in the design of energy-efficient integrated circuits and systems for communications, signal processing and machine learning. He has more than 200 publications in this area and holds thirteen US patents. Dr. Shanbhag received the 2018 SIA/SRC University Research Award, became an IEEE Fellow in 2006, received the 2010 Richard Newton GSRC Industrial Impact Award, the IEEE Circuits and Systems Society Distinguished Lecturership in 1997, the National Science Foundation CAREER Award in 1996, and multiple best paper awards. In 2000, Dr. Shanbhag co-founded and served as the Chief Technology Officer of Intersymbol Communications, Inc., (acquired in 2007 by Finisar Corporation) a semiconductor start-up that provided DSP-enhanced mixed-signal ICs for electronic dispersion compensation of OC-192 optical links. From 2013-17, he was the founding Director of the Systems On Nanoscale Information fabriCs (SONIC) Center, a 5-year multi- university center funded by DARPA and SRC under the STARnet program.

Caractéristiques techniques

  PAPIER
Éditeur(s) Springer
Auteur(s) Mingu / Gonugondla Kang
Parution 30/01/2020
Nb. de pages 252
EAN13 9783030359706

Avantages Eyrolles.com

Livraison à partir de 0,01 en France métropolitaine
Paiement en ligne SÉCURISÉ
Livraison dans le monde
Retour sous 15 jours
+ d'un million et demi de livres disponibles
satisfait ou remboursé
Satisfait ou remboursé
Paiement sécurisé
modes de paiement
Paiement à l'expédition
partout dans le monde
Livraison partout dans le monde
Service clients sav.client@eyrolles.com
librairie française
Librairie française depuis 1925
Recevez nos newsletters
Vous serez régulièrement informé(e) de toutes nos actualités.
Inscription